

Serial No. 09//941,875

REMARKS

The objected claim 2 is incorporated to the rejected independent claim 1. In the same manner the objected claim 19 is incorporated to the rejected independent claim 18. Claims 2 and 19 are canceled, accordingly.

The rejected claims 3-10 and 12-16, and the objected claim 11 and 17 respectively remain unchanged as original claims because of their legitimate dependency from the amended independent claim 1. In the same context, the rejected claims 20-27 and 29-32, and the objected claims 28 and 33 are maintained as original claims since they are also legitimately depended from the amended independent claim 18.

No new matters are included in the amended claims, and the amendment does not introduce any limitations to the claims and does not narrow the scope or the breadth of the claims in any way.

CONCLUSION

The applicants believe that claims 1, 3-18 and 20-33 are now in condition for allowance; therefore, reexamination, reconsideration and allowance of the claims are respectively requested.

Very truly yours,

Park & Sutton LLP

Dated: 6/3, 2004

By: 

John K. Park

Regis. No. 37,904

3255 Wilshire Blvd., Suite 1110
Los Angeles, California 90010
Tel: (213)389-3777

Clients\1465cm\1465.01\14650Aresp01

Serial No. 09//941,875

MARKED-UP VERSION OF CLAIM AMENDMENTS

Claim 1 (currently amended): A central processing unit (CPU) for easily testing and debugging an application program, including a universal register file for temporarily storing data necessary for operation of data and address, a program counter storing addresses at which programs are stored, a special register file having a status register indicating a status of the CPU and a break register, an internal bus connecting the universal register file and the special register file, and a control unit connected to the internal bus, for outputting various control signals necessary for internal and external components of the CPU, the CPU comprising:

- a data communications unit for performing data communications with a host computer;

- a status register having a flag representing whether an operational mode of the CPU is a general operational mode representing a general operational state or a debugging mode representing a debugging state;

- a debugging stack pointer register which is used as a stack pointer designating a stack memory storing data of a debugging program; and

- a comparator for comparing a value stored in a break register with break data;

- a reset data storage unit storing reset data; and

- a reset data comparator for comparing the data input via the data communications unit with the reset data stored in the reset data storage unit, and instructing the control unit to initialize the CPU if the data input via the data communications is same as the reset data,

Serial No. 09/941,875

wherein the CPU is converted into the debugging mode if the break register value is same as the break data, the flag of the status register has a value representing a debugging mode, a start address for performing a debugging program is loaded in a program counter, and the debugging program is executed to perform a debugging according to a command from the host computer via the data communications unit.

Claim 2 (canceled).

Claim 3 (original): The CPU of claim 1, wherein said break data is a program address stored in the program counter.

Claim 4 (original): The CPU of claim 1, further comprising a mask register, wherein the break data is a result of operation of the values stored in the program counter and the mask register.

Claim 5 (original): The CPU of claim 1, wherein the break data is a memory address at which data is stored.

Claim 6 (original): The CPU of claim 1, further comprising a mask register, wherein the break data is a result of operation of a memory address at which data is stored and the value stored in the mask register.

Claim 7 (original): The CPU of claim 1, wherein said break data is data input to and output from the CPU.

Serial No. 09//941,875

Claim 8 (original): The CPU of claim 1, further comprising a mask register, wherein the break data is a result of operation of data input to and output from the CPU and the value stored in the mask register.

Claim 9 (original): The CPU of claim 1, wherein said break data is an address input to and output from the CPU.

Claim 10 (original): The CPU of claim 1, further comprising a mask register, wherein the break data is a result of operation of an address input to and output from the CPU and the value stored in the mask register.

Claim 11 (original): The CPU of claim 1, wherein said control unit receives a debugging memory select signal and loads a respectively different address for performing a debugging program in the program counter according to the debugging memory select signal when the value stored in the break register is same as the break data.

Claim 12 (original): The CPU of claim 1, further comprising a data storage memory storing data values used for a debugging program, which is separated from a data storage memory storing data values used for a general program.

Claim 13 (original): The CPU of claim 1, further comprising a memory storing a debugging program, which is separated from a memory storing a general program.

Serial No. 09//941,875

Claim 14 (original): The CPU of claim 1, wherein an application program to be tested and debugged is downloaded from the host computer via the data communications unit.

Claim 15 (original): The CPU of claim 1, wherein the value stored in the program counter and the data stored in the status register are stored in a memory designated by the debugging stack pointer register, when the CPU has been converted into a debugging mode.

Claim 16 (original): The CPU of claim 1, further comprising a temporary storage register, wherein the value stored in the program counter and the data stored in the status register are stored in a temporary storage memory when the CPU has been converted into a debugging mode.

Claim 17 (original): The CPU of claim 1, further comprising:
a reference data storage unit storing reference data; and
a reference data comparator for comparing the data input via the data communications unit with the reference data,
wherein the control unit controls the CPU to be converted into a debugging mode, and loads a start address for performing a debugging program in the program counter, if the data input via the data communications is same as the reference data, to thereby control the CPU to perform a debugging according to a command from the host computer via the data communications unit.

Claim 18 (currently amended): A central processing unit (CPU) for easily testing and debugging a program, including a universal register file for temporarily storing data necessary for

Serial No. 09//941,875

operation of data and address, a program counter storing addresses at which programs are stored, a special register file having a status register indicating a status of the CPU and a break register, and an internal bus connecting the universal register file and the special register file, the CPU comprising:

a data communications unit for performing data communications with a host computer;

a status register having a flag representing whether an operational mode of the CPU is a general operational mode representing a general operational state or a debugging mode representing a debugging state;

a debugging stack pointer register designating a stack memory storing data of a debugging initialization program and data of a debugging service program;

a control unit for initializing the CPU by a reset signal, checking a debugging mode proceeding signal, loading a start address for performing a debugging initializing program in a program counter if the debugging mode proceeding signal has been activated, to thereby converting the CPU into the debugging initialization mode, and setting the flag of the status register into a value representing the debugging mode, and outputting various control signals necessary for internal and external components of the CPU connected to an internal bus; and

a comparator for comparing a value stored in a break register with break data;

a reset data storage unit storing reset data; and

a reset data comparator for comparing the data input via the data communications unit with the reset data stored in the reset data storage unit, and instructing the control unit to initialize the CPU if the data input via the data communications is same as the reset data,

Serial No. 09//941,875

wherein the CPU is converted into the debugging mode if the break register value is same as the break data, the flag of the status register has a value representing a debugging service mode, a start address for performing a debugging service program is loaded in a program counter, and the debugging service program is executed to perform a debugging according to a command from the host computer via the data communications unit.

Claim 19 (canceled).

Claim 20 (original): The CPU of claim 18, wherein said break data is a program address stored in the program counter.

Claim 21 (original): The CPU of claim 18, further comprising a mask register, wherein the break data is a result of operation of the values stored in the program counter and the mask register.

Claim 22 (original): The CPU of claim 18, wherein the break data is a memory address at which data is stored.

Claim 23 (original): The CPU of claim 18, further comprising a mask register, wherein the break data is a result of operation of a memory address at which data is stored and the value stored in the mask register.

Claim 24 (original): The CPU of claim 18, wherein said break data is data input to and output from the CPU.

Serial No. 09//941,875

Claim 25 (original): The CPU of claim 18, further comprising a mask register, wherein the break data is a result of operation of data input to and output from the CPU and the value stored in the mask register.

Claim 26 (original): The CPU of claim 18, wherein said break data is an address input to and output from the CPU.

Claim 27 (original): The CPU of claim 18, further comprising a mask register, wherein the break data is a result of operation of an address input to and output from the CPU and the value stored in the mask register.

Claim 28 (original): The CPU of claim 18, wherein said control unit receives a debugging memory select signal and loads a respectively different address for performing a debugging program in the program counter according to the debugging memory select signal when the value stored in the break register is same as the break data.

Claim 29 (original): The CPU of claim 18, further comprising a data storage memory storing data values used for a debugging program, which is separated from a data storage memory storing data values used for a general program.

Claim 30 (original): The CPU of claim 18, further comprising a memory storing a debugging program, which is separated from a memory storing a general program.

Serial No. 09//941,875

Claim 31 (original): The CPU of claim 18, wherein an application program to be tested and debugged is downloaded from the host computer via the data communications unit.

Claim 32 (original): The CPU of claim 18, further comprising a temporary storage register, wherein the value stored in the program counter and the data stored in the status register are stored in a temporary storage memory when the CPU has been converted into a debugging mode.

Claim 33 (original): The CPU of claim 18, further comprising:
a reference data storage unit storing reference data; and
a reference data comparator for comparing the data input via the data communications unit with the reference data,
wherein the control unit controls the CPU to be converted into a debugging mode, and loads a start address for performing a debugging program in the program counter, if the data input via the data communications is same as the reference data, to thereby control the CPU to perform a debugging according to a command from the host computer via the data communications unit.